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ABSTRACT  
The photovoltaic systems used to convert solar energy to electricity pose a 
multitude of design and implementation challenges, including energy conversion 
efficiency, partial shading effects, and power converter efficiency. Using power converters 
for Distributed Maximum Power Point Tracking (DMPPT) is a well-known architecture to 
significantly reduce power loss associated with mismatched panels. Sub-panel-level 
DMPPT is shown to have up to 14.5% more annual energy yield than panel-level DMPPT, 
and requires an efficient medium power converter. 
This research aims at implementing a highly efficient power management system 
at sub-panel level with focus on system cost and form-factor. Smaller form-factor 
motivates increased converter switching frequencies to significantly reduce the size of 
converter passives and substantially improve transient performance. But, currently 
available power MOSFETs put a constraint on the highest possible switching frequency 
due to increased switching losses. The solution is Gallium Nitride based power devices, 
which deliver figure of merit (FOM) performance at least an order of magnitude higher 
than existing silicon MOSFETs. Low power loss, high power density, low cost and small 
die sizes are few of the qualities that make e-GaN superior to its Si counterpart. With 
careful design, e-GaN can enable a 20-30% improvement in power stage efficiency 
compared to converters using Si MOSFETs.  
The main objective of this research is to develop a highly integrated, high 
efficiency, 20MHz, hybrid GaN-CMOS DC-DC MPPT converter for a 12V/5A sub-panel. 
Hard and soft switching boost converter topologies are investigated within this research, 
and an innovative CMOS gate drive technique for efficiently driving an e-GaN power stage 
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is presented in this work. The converter controller also employs a fast converging analog 
MPPT control technique. 
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1. INTRODUCTION 
Fossil fuels that draw on finite resources face a number of challenges like rising 
prices, security concerns over dependence on imports from a limited number of countries, 
and growing environmental concerns over the climate change. These risks have pushed 
governments, businesses, and consumers to support renewable energy, specifically solar. 
Solar energy is non-polluting, simple, and indefinitely renewable. Thomas Reuters 
forecasts solar power as the dominant source of power generation by 2025 [1]. This could 
lead to a clean environment, less money spent on utilities, and a healthier world. 
1.1.  Photo-Voltaic Cells 
In 1839, Edmond Becquerel discovered the Photo Voltaic Effect, which is the 
process by which a voltage is generated when photons strike an appropriate material [2]. 
In 1954, the first silicon based solar cell was developed thus laying the road for decades of 
research. Photo-Voltaic Modules consist of solar cells that convert the solar energy falling 
on it into flow of electrons, which in turn constitute current. Depending upon the material 
used for making the solar cells, the power handling capacity of the solar cells varies [3]. 
Depending upon the requirements, solar cells are connected in series or parallel to form a 
Photo-Voltaic Panel. Photo-Voltaic cells of varying power and efficiency are available in 
market to suit different applications. 
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Figure 1: Typical Solar Power System 
A typical solar power system for the residential housing market, as shown in Figure 
1, consists of an array of solar panels that convert the incident solar energy to electrical 
energy. This electrical energy is unregulated DC power, which is then fed to an electrical 
system that performs a technique called “Maximum Power Point Tracking (MPPT)”. The 
MPPT extracts the maximum power out of the array of panels. This output of the MPP 
tracker is then converted from DC to AC power using an inverter. The converted AC power 
is either supplied to the load (residential or industrial) for consumer use or supplied to the 
grid for power distribution. 
1.2.    I-V Characteristics of Solar Cells 
Solar cells have a complex relationship between solar irradiation, temperature, and 
total resistance, which produces a non-linear output efficiency. The I-V (Current-Voltage) 
and P-V (Power-Voltage) characteristics at the output of a solar cell is given in Figure 2. 
The I-V characteristics are denoted by the orange curve and the P-V characteristics are 
denoted by the blue curve. The point Isc is called the short circuit current, which denotes 
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the current when the output terminals of the solar cell are shorted together, and the point 
Voc is called the open circuit voltage, which denotes the voltage generated when the output 
of the solar cell is open circuit. The output power is zero at the short circuit current and 
open circuit voltage points. The point of the power curve where the power is maximum is 
called the Maximum Power Point (MPP). A solar cell has an output voltage of 0.5V and 
an output current of 5A. Commercial solar panels connect 72 cells in series to achieve an 
output of 36V at 5A. Such panels are connected in series and parallel to form the solar 
array shown in Figure 1. 
 
Figure 2: Characteristics of a Solar Cell 
The solar cell has complex relationship with solar irradiance and temperature. 
 
Figure 3: Electrical Model of Solar Cell 
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A solar cell electrical model of a solar cell is shown in Figure 3, where the current source 
(IL) represents the current generated due to irradiance, the diode current (ID) represents the 
current lost due to recombination, shunt resistance (RSH) represents the losses due to the 
material and series resistance (Rs) represents the contact losses. 
The variations of the solar PV output voltage and current with irradiance and 
temperature are illustrated in Figure 4 and Figure 5. The Isc decreases almost linearly with 
the solar irradiance, as seen from Figure 3, but Voc changes only moderately in a 
logarithmic fashion with solar irradiance. Figure 4 shows the variation of I-V characteristic 
with temperature. While Voc decreases drastically with temperature, Isc increases only 
slightly. 
 
Figure 4: Variation of I-V Characteristics with Irradiance (W/m2) 
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Figure 5: Variation of I-V Characteristics with Temperature 
In conventional Central solar PV systems, the PV panels (36V@5A) are connected 
in series called a “string”, to get a very high voltage and these strings are connected in 
parallel to get the required power/ current, called an “array”. MPPT is performed on this 
array, the output of which is either used to charge a battery or converted to AC using 
Inverters.  
A shade can be of two types: soft shade and hard shade. Soft shade is a distant 
obstruction where the shadow is diffused and hence reduces the amount of light reaching 
the solar cells (e.g. a shadow from a tree). Hard shade is an obstruction that completely 
blocks from the light from reaching the solar cell. Soft shade casted on a single solar cell 
decreases current proportionally to the reduced irradiance. Regardless of the irradiance 
amount, as long as there is sufficient light (~50W/m2), the voltage remains the same. The 
voltage of a PV cell depends more on temperature and the electron band-gap in the 
materials than on the light itself. When such Photovoltaic cells are connected in strings, the 
total current in the string is limited by the current provided by the PV that is most shaded, 
as it will generate the least current. Moreover the current produced by the other non-shaded 
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cells in series will force a current flow through the shaded cell, which generates heat and 
creates a hotspot within the shaded solar cell, eventually damaging it. Hence bypass diodes 
are connected in parallel to a series of cells, (24 cells in commercial 36V panel), which 
bypasses the shaded cell(s) from the main current path. The best strategy for saving power 
and protecting the shaded cells is to connect a bypass diode across each solar cell, but this 
is economically impractical, hence bypass diodes are connected across 24 cells in a panel. 
These 24 cells in series form the ‘sub-panel’ within a solar PV panel. 
1.3.   Distributed Maximum Power Point Tracking 
The increased use of solar photovoltaic (PV) installations for residential purposes 
(sub 10KW systems) is driving the need for more compact and efficient power electronics 
that harvest the maximum energy available from residential PV systems. Solar PVs exhibit 
non-linear P-V characteristics, which facilitates the use of Maximum Power Point Tracking 
(MPPT) for harvesting the maximum available power. However, due to dependency of 
temperature and solar insulation on the material, the MPP varies non-linearly, which makes 
it difficult to track the MPP. Distributed Maximum Power Point Tracking (DMPPT) have 
proved significant efficiency increase over traditional centralized MPPT (CMPPT) by 
performing the MPPT control at a granular level, regardless of the power converter 
topology [5][8].  DMPPT can be performed at various levels of granularity, including (1) 
string-level, (2) panel-level, (3) sub-string-level and (4) cell-level, as shown in Figure 6, 
where (3) and (4) require access to intermediate voltages within the PV panel.  
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Figure 6: DMPPT Levels of Granularity for a PV System. 
Matlab simulations over different levels of MPPT on a 2KW system under shading 
conditions are tabulated in Table 1. The system contains two rows (strings) of 11 panels 
each (396V). When the two strings are unshaded, they have a common MPP. But when 
they are shaded, each element (panel, sub-panel or cell) in the array will have different 
MPP. Central MPPT operates on a single MPP regardless of the difference in MPP, hence 
creating power loss. This shows that more granular MPPT results in higher system 
efficiency.  The various levels of granularity are represented in Figure 6.  
 
Table 1: Efficiency Improvement for Different DMPPT Levels [42] 
Edgar has tabulated the results in his dissertation [42]. The table is reproduced here. 
 
MPPT LEVEL EFFICIENCY IMPROVEMENT (%) 
CENTRAL - 
STRING 11 
PANEL 13.2 
SUB-PANEL 20.7 
CELL 28.7 
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The trade-off in performing at a granular level is the cost and component overhead. 
An optimum trade-off level was found to be the sub-panel level with three MPPT 
converters per panel. The increased number of electronic components can be justified, if 
the efficiency can be increased, form-factor reduced and cost lowered. The need for smaller 
form-factor motivates the pursuit of increasing converter switching frequencies. Increasing 
switching frequency improves transient performance and reduces energy storage 
requirements on the passive devices, which enables miniaturization of passive components. 
But these advantages are limited by the power devices that can operate efficiently at the 
required frequency. Enhancement-mode Gallium Nitride (GaN) high electron mobility 
transistors (HEMTs) exhibit lower parasitic capacitances and low RDS(ON), which can 
significantly reduce transistor losses compared to Silicon (Si) metal oxide semiconductor 
field effect transistors (MOSFETs) [10][11]. The lower gate-drain capacitance in e-GaN 
HEMTs, due to the lateral structure, enables power engineers to design converters at higher 
frequencies. e-GaN FETs outperform state of the art Si MOSFETs with a low FOM 
[QGxRDS(ON)] and significantly reduced size [12][13]. Implementations of high frequency 
buck converters using e-GaN FETs [14] shows a 20 to 30 percentage point improvement 
in efficiency using e-GaN FETs versus silicon MOSFETs. But, to-date, the focus for power 
converter efficiency has been placed on the power stage. There is still a need for efficient 
gate drivers at high switching frequencies for moderate power applications. This research 
focuses on the gate driver and controller, the power stage, and the integration of the system 
for solar sub-panel maximum power extraction. 
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1.4.   MPPT Control Algorithm 
Maximum power point tracking (MPPT) is a technique used to get the maximum 
possible power from one or more photovoltaic panels [4]. It is basically controlling the 
loop to track the output peak power as annotated in Figure 2 under varying atmospheric 
conditions (shading). For any given set of operational conditions, cells have a single 
operating point where the values of the current and voltage of the cell result in a maximum 
power output. These values correspond to a particular load resistance, which is equal to V 
/ I as specified by Ohm's Law. A photovoltaic cell, for the majority of its useful curve, acts 
as a constant current source. However, at a photovoltaic cell's MPP region, its curve has an 
approximately inverse exponential relationship between current and voltage. From basic 
circuit theory, the power delivered from a device is optimized where the derivative 
(graphically, the slope) dI/dV of the I-V curve is equal and opposite to the I/V ratio (where 
dP/dV=0). This is known as the maximum power point (MPP), and corresponds to the 
"knee" of the curve. There are numerous algorithms currently available in literature. Esram 
has done an extensive comparative analysis on most of the popular architectures [25]. The 
paper provides a survey on 19 distinct methods, with many various implementations. The 
popular methods are hill climbing/perturb and observe (P&O), incremental conductance 
[7], fractional open circuit technique, fractional short circuit technique, ripple correlation 
control (RCC), fuzzy logic control [26], neural network and their derivatives [27][28]. This 
work implements a Ripple Correlation Control (RCC) MPPT, which is a very fast 
converging technique that can be completely implemented using analog circuits and 
consumes very low power [5]. 
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1.5.   Objectives and Strategies 
The objective of this work is to develop, design, and implement a high efficiency, 
small form factor, CMOS-GaN MPP Tracker that converts 12V from a solar PV sub-panel 
to 36V output. This work employs the following strategies to achieve the above objective: 
 High switching frequency (target frequency – 20MHz) 
 Employs e-GaN HEMT as power switches 
 Advanced power stage architectures (Class-E) 
 Implement a fast, efficient analog MPPT algorithm 
 Integrate the gate drivers and MPPT in a CMOS process. 
 Efficient PCB layout techniques 
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2. SYSTEM CONFIGURATION 
A commercial solar sub-panel has an output voltage of 12V at 5A. This is the 
available power to be efficiently converted using DMPPT. Figure 7 shows the proposed 
DMPPT system block diagram with the sub-panels providing the input power. Here, the 
bypass diodes are removed and the output of each subpanel is given as an input to an MPP 
power converter, which is essentially a switched mode power converter (SMPC) with a 
non-linear control algorithm to achieve the MPP. 
 
Figure 7:  Proposed Configuration with Sub-Panel MPPT Converters 
Each sub-panel MPPT converter, as shown in Figure 7, converts the 12V @ 5A to 
36V. The output of these three converters are connected in series to achieve 108V, which 
is eventually boosted up to a regulated 400V at 2.2A using another voltage-mode controlled 
SMPC. This DC power is then converted to AC power with an inverter. The focus of this 
thesis is the 12V-to-36V converter highlighted in Figure 7. The system block diagram for 
the converter is described in the Figure 8. 
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Figure 8: System Level Block Diagram 
The system consists of a single power source, which is the sub-panel that delivers 
12V at 5A. An integrated CMOS chip senses the voltage and current and generates PWM 
pulses to drive the e-GaN boost power stage. The CMOS chip consists of an Auxiliary 
Regulator, MPPT control circuitry, and the gate drive circuitry for the e-GaN switches. The 
auxiliary regulator is a linear n-MOS pass transistor type regulator that converts ~12V to 
5V. This power is used to supply the CMOS IC that houses the MPPT and the gate drive. 
The MPPT control uses is a very fast, efficient, analog technique called the Ripple 
Correlation Control. The gate drive is carefully designed for e-GaN HEMTs, and is 
optimized for minimal loss at 20MHz switching frequency. 
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2.1. High Frequency Switching Converters 
DC-DC converters are being designed at higher frequencies in an effort to decrease 
the size of the passives with an inherent improvement in the transient characteristics. 
However, these advantages come at the cost of increased switching losses and gate drive 
losses. Switching losses are primarily caused by two factors; (1) PCout, the charging and 
discharging of the device output capacitance (Coss) and (2) POvlp, the overlap of the drain-
source current and voltage waveforms. As the device switches on and off, the parasitic 
device output capacitance stores and dissipates energy every switching transition. This loss 
is proportional to the switching frequency and the Coss value [38], and is given by: 
2
( ) . .Cout DS OFF OSS swP V C f  
This loss can be significantly reduced, if the Coss value is minimized. The other major loss 
(POvlp) affected by increased frequency is the overlap of drain-source current and drain-
source voltage during the turn-on and turn-off transitions. 
 
Figure 9: FET Turn On and Turn Off Waveforms [17] 
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Figure 9 is taken from reference [17]. It can be seen from Figure 9 that region A and B are 
simultaneously non-zero drain-source current and voltage. At increased frequencies, these 
transitions become a significant portion of the time period, and hence increase loss. The 
turn-off and turn-on times (length of all four time intervals) are a strong function of the 
parasitic capacitances and the available gate driver current. A crude estimate of the 
switching losses [17] is calculated, using linear approximations of the gate current, drain 
current, and the drain voltage, as:  
( ) 2 3
* ( )
.
2
DS OFF L
SW
V I t t
P
T

  
This emphasizes the importance of an optimum gate driver design for high frequency 
applications, as t2 and t3 are a strong function of parasitic capacitances and the gate driver 
current. 
2.2.   Semiconductor Device Considerations  
Silicon devices dominated the power electronics industry over three decades, but 
its fundamental limitations have stalled its use for high frequency and high power 
applications. This paved the way for the emergence of wide band gap devices like Gallium 
Nitride (GaN). Many vendors have made available e-GaN HEMTs in either enhancement 
mode or depletion mode variants. Due to the ease in designing with positive voltages in 
switched mode power conversion, this work employs enhancement mode HEMTs (e-GaN 
HEMTs). 
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Figure 10: e-GaN Device Structure [41] 
Figure 10 is taken from [41], and it shows the structure of an e-GaN device. A very 
thin AlGaN layer is grown on top of the highly resistive e-GaN. This thin layer creates a 
strained interface between the GaN and AlGaN crystals layers. This interface, combined 
with the intrinsic piezoelectric nature of GaN, creates a plain of high conductivity, high 
velocity electrons known as a two dimensional electron gas (2DEG). Further processing of 
a portion of the 2DEG forms a depletion region. This depletion region interrupts the 2DEG 
and blocks conduction, and becomes the gate. A positive voltage at gate with respect to 
source injects electrons under the gate contact and completes the 2DEG, creating a highly 
conductive, bi-directional path from drain to source. 
e-GaN has a lateral structure with a two-dimensional electron gas transport 
mechanism that allows higher mobility and hence lower RON in a thinner device 
dimension, while maintaining the same breakdown voltage rating. Being a lateral device 
has significant effect on reducing the parasitic capacitances in the device. The reduced 
gate-to-source and gate-to-drain capacitance (CGS and CGD) significantly increases the 
device’s voltage switching capability. Another advantage of e-GaN HEMTs is that GaN is 
inert to the environment, and therefore needs no package. The package-less design 
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approach greatly reduces any resistive, inductive, and thermal problems. The lower 
parasitic inductance helps in reducing inductive (L.dI/dt) losses and ringing effects in high 
frequency switching converters. e-GaN HEMTs have inherent body diodes, which are 
different from the MOSFETs in that they are devoid of any reverse recovery losses.  
 
Figure 11: EPC8004 Mounting Die Snapshot [Taken from EPC8004 Datasheet] 
The device chosen for this work is EPC8004 from EPC Corporation. In summary, 
these devices have significantly lower FOM [QGxRDS(ON)]   compared to state of the art Si 
MOSFETs. Apart from the advantages discussed above that are offered by e-GaN HEMTs 
in general, EPC8004 has features that make it suitable for high frequency operation and 
hence chosen for this work. As seen from the snapshot of the mounting die side of EPC8004 
shown in Figure 11, the device has a separate gate return, which can help in reducing the 
common source inductance to the device itself. The efficiency impact of common source 
inductance is well documented [18]. The reduced miller ratio in these devices provides 
high dV/dt switching capability without the fear of miller turn-on. The gate and drain solder 
bars are designed so that optimal current paths are 90° with respect to each other, thus 
reducing the interaction of the gate circuit current with the drain circuit current and 
effectively reducing the common source inductance (CSI) of the device. 
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Figure 12: Five Key Characteristics of GaN compared to SiC and GaAs [43] 
GaN devices offer five key characteristics as shown in Figure 12 (taken from 
www.gansystems.com): high dielectric strength, high operating temperature, high current 
density, high switching speed, and low on-resistance. These characteristics are due to the 
properties of GaN, which compared with Si, offer 10 times higher electrical breakdown, 
higher operating temperature, and exceptional carrier mobility. Table 2 shows the 
parameter values of the GaN device used in this work.  
 
Table 2: EPC8004 characteristics 
PARAMETER VALUE 
RDS(ON) 125 mΩ  
QG 358 pC 
CISS 45 pF 
COSS 17 pF 
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3. POWER CONVERTER STAGE 
The e-GaN devices with their low parasitic capacitance makes them apt for hard 
switching applications. This work looks at two power stages, one hard switching and one 
soft switching architecture. The hard switching architecture is a synchronous boost 
converter, and the soft switching converter is a class-E based boost converter. The detailed 
design and operation of the boost converters are given in Sections 3.2 and 3.3. Section 3.1 
describes the common losses associated with switching converters. 
3.1. Switching Converter Losses 
The various losses associated with switching converters are discussed below. The 
losses are broadly classified into frequency dependent losses and frequency independent 
losses [38]. 
 Frequency dependent losses 
1. Gate Loss 
o Energy required to charge and discharge the MOSFET parasitic gate 
capacitances, given as:  𝑃G = 𝑄G.𝑉𝑐𝑐.𝑓𝑠w 
2. Switching Loss 
o Occurs during switching transitions 
o Product of the switch current and drain-to-source Voltage, given as: 
𝑃𝑠𝑤=𝐾.(𝑇𝑟+𝑇𝑓).𝑉𝑑𝑠.𝐼𝑑𝑠.𝑓𝑠w, where the constant K is typically 
between 1/6 and 1/2 
3. Output Loss 
o Pout is energy lost when the switch output drain-to-source 
capacitance is discharged during turn on. 
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o 𝑃𝑜𝑢𝑡= 1/2.𝐶𝑑𝑠.𝑉𝑑𝑠2.𝑓𝑠w 
 Non-Frequency Dependent losses 
1. Conduction losses is the energy lost due to the power dissipation on the 
finite on-resistance of the switch  
o 𝑃𝑐𝑜𝑛𝑑= I𝑑𝑠𝑅𝑀𝑆2.𝑅𝑑𝑠 
 Other Losses 
1. Copper loss 
o Traces and copper windings in magnetics 
o Skin effect loss 
2. Control loss 
o Control circuits and external biasing circuits 
3. Core loss 
o Hysteric loss and Eddy current loss 
The switching losses are dominant losses at higher frequencies, which are discussed in 
Section 3.2.  
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3.2. Design of Hard Switching Boost Converter 
 
Figure 13: Hard switching boost converter power stage 
Figure 13 shows the hard switching boost converter power stage used in this work. 
Boost converter is a class of DC-DC converter where the output voltage is greater than the 
input voltage. It achieves this step-up voltage conversion using an inductor and two 
switches (or switch and diode device). During the on period, the switch S1 turns on and the 
inductor L1 is charged to store energy by building a magnetic field. The polarity will be 
positive on the left side of L1. Now in the next half cycle, the switch S1 turns off, and switch 
S2 (or diode) turns on. Since the inductor doesn’t allow sudden changes in current, its 
magnetic field collapses and hence a back emf (electro-motive force) voltage is generated 
across it, with polarity of positive on the right side of L1. Now the inductor voltage is in 
series adding with the input source voltage and hence the output voltage will be a higher 
voltage than the input depending on the on time of the switching pulse. 
The design parameters of the hard switching boost converter is given in Table 3 
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Parameter Value 
Input Voltage, Vin 12V 
Output Voltage, Vout 36V 
Duty Cycle (from Vo/Vin = 1/(1-D)) 0.667 
Switching Frequency, fsw 20MHz 
Input Current, Iin 5A 
Output Current, Iout 1.67A 
RL = Vo/Iout 21.6Ω 
Table 3: Boost Converter Design Parameters 
Design of Inductor: 
The equations from below are derived by applying the volt-sec balance on the input 
inductor. 
𝐿𝑚𝑎𝑥 =
𝑅𝐿𝐷(1 − 𝐷)
2
2𝑓𝑠𝑤
= 1.6𝜇𝐻 
𝐿𝑚𝑖𝑛 =
𝑉𝑜𝐷(1 − 𝐷)
Δ𝐼𝐿𝑓𝑠𝑤
= 0.08𝜇𝐻 
𝐷𝐶 𝑏𝑖𝑎𝑠 =
𝐼𝑜,𝑚𝑎𝑥
1 − 𝐷𝑚𝑎𝑥
= 5𝐴 
𝐼𝐿,𝑝𝑒𝑎𝑘 = 𝐼𝑖𝑛,𝑚𝑎𝑥 +
Δ𝐼𝐿
2
= 5.25𝐴 
𝐼𝐿,𝑅𝑀𝑆 = √𝐼𝑖𝑛,𝑚𝑎𝑥
2 +
Δ𝐼𝐿
2
12
= 5𝐴 
 Chosen Value: 1µH. 
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Design of Output Capacitor: 
The equations below were derived by applying current-sec balance on the output capacitor. 
𝐶𝑎𝑝𝑎𝑐𝑖𝑡𝑎𝑛𝑐𝑒 𝐶𝐿 >
𝑉𝑜𝐷𝑇𝑆
𝑓𝑠𝑤Δ𝑉0𝑅𝐿
= 0.617𝑛𝐹 
𝐼𝐶,𝑅𝑀𝑆 = 𝐼𝑜√
𝐷
1 − 𝐷
= 2.36𝐴 
𝐸𝑆𝑅 <
Δ𝑉𝑜
Δ𝐼𝑖𝑛,𝑝𝑒𝑎𝑘
= 0.343Ω 
Chosen based on RMS current requirement. Verified if the ripple specification is satisfied 
with the chosen C and ESR. The final chosen value is 1µF. 
3.3. Design of Class-E Boost Converter 
ILOADGaN
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Lf1
Cf
ESR1
Designed 
IC
S1
Vpv_sense
Ipv_sense
VPV
IPV L
C Lf2
C2
Inverter Rectifier
 
Figure 14: Class-E Boost converter 
Soft switching converters use resonance to mitigate the switching losses. This work 
implements a Class-E2 switching converter, which consists of a Class-E inverter followed 
by a Class-E rectifier [31], as shown in Figure 14. Class-E inverters are derived from power 
amplifier topologies that rely on reactive networks to shape the switch voltage and current 
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waveforms to reduce switching loss. The class-E converter enforces ZVS (Zero Voltage 
Switching) at device turn-on. 
 
Figure 15: Class-E Inverter 
Figure 15 shows a basic class-E inverter [31-37]. The inductor Lf1 is large enough 
that it is approaches a very large impedance at the switching frequency, and the current 
through the inductor is almost DC. Since there is no DC path to the load, the energy is 
stored in the shunt capacitance of the e-GaN HEMT. A series resonant is tank formed by 
the LRES and CRES. When these components are tuned, the drain voltage will return to zero 
as the energy in CP is converted to a pure sine wave due to the presence of the series 
resonant tank, and at this point, the switch may be turned on with minimal loss. As 
mentioned above, the input current is approximately constant, and represented by IL. Figure 
17 shows the waveforms associated with the Class-E converter. If the loaded Q-factor of 
the resonant L-C series resonant network is high (Q > 5), the current IRES will be a sine 
wave [32]. Therefore, the current through the parallel combination of switch S and the 
shunt capacitor C1. is the shifted sine wave IL - IRES. This current flows through the switch 
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when it is turned on and through the capacitor when the switch is off. When the switch is 
off, the current through C1 produces the voltage waveform that achieves ZVS. The switch 
turn-off is forced by the gate-source voltage but it turns-on automatically when the switch 
drain-source voltage crosses zero because of the presence of the body diode. Since the 
switch turns-on at zero voltage, the turn-on losses are negligible. ZVT can be accomplished 
only for load resistances from 0 to Ropt, where Ropt is the optimum resistance. [33 – 37]. 
For RLOAD > Ropt, ZVT cannot be achieved. This cause non-zero switching losses, thereby 
reducing efficiency. To avoid these undesirable conditions, the input resistance of the 
rectifier must be in the range 0 < RLOAD < Ropt (i.e. the rectifier input must be impedance 
matched to the inverter output). 
 
Figure 16: Class-E Rectifier 
Class-E rectifier consists of a diode with a shunt capacitor, and a second order loss pass 
filter consisting of Lf2 and Cf, as shown in Figure 16. The input to the rectifier is a sine 
wave, which is the output of the Class-E inverter.  The large inductor Lf2 forces the current 
Io to be a DC current. Hence the current through the diode and capacitor C2 combination 
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is IAC – Io, which is a level shifted sine wave. This current flows through the diode when 
the diode is on, and flows through C2 when the diode is off. The capacitor current is given 
by 𝑖𝐶2 = 𝐶2
𝑑𝑣𝐷
𝑑𝑡
. Since iC2 is zero at turn-off, the slope of VD will also be zero. Now the 
capacitor current, iC2 goes negative and hence the VD decreases to a negative peak until the 
capacitor current reaches zero. Once the capacitor current reaches positive value, VD 
increases back to zero. At this instant, the diode turns on and pulls iC2 back to zero. Hence 
the turn-off is at  
𝑑𝑣𝐷
𝑑𝑡
= 0, while the turn-on is at small positive 
𝑑𝑣𝐷
𝑑𝑡
 . The waveforms in 
Figure 17 are taken from [31]. 
 
Figure 17: Class E Inverter and Class-E Rectifier Operating Waveforms [31] 
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4. GATE DRIVER 
The three important factors to be considered while driving an e-GaN HEMT are 1) 
the maximum allowable gate voltage, 2) gate threshold voltage, and 3) the body diode 
voltage drop [20]. The maximum gate-source voltage for an e-GaN FET is 6V, which is 
low compared to its Si counterparts. The gate terminal has a diode characteristic, as evident 
from the gate characteristics given in Figure 18. An increase in voltage beyond 6V will 
create a significant leakage gate current resulting in power loss. Moreover a gate-source 
voltage below 4V will result in a larger RDS(ON). Hence a voltage of 4.5V-5.5V has to be 
maintained to achieve low RDS(ON) and to reduce gate losses. 
 
Figure 18: Gate Characteristics of EPC8004 [Taken from EPC8004 Datasheet] 
The e-GaN FETs have a lower threshold voltage (0.7V-2.5V) compared to Si 
MOSFETs, which makes it more susceptible to Miller induced turn-on losses. The factors 
that trigger this turn on are the gate-drain capacitance (CGD), and the turn-off resistance of 
the gate driver. If these factors can be addressed, the Miller turn-on and its resultant losses 
can be avoided. The third factor is the body diode, which is similar in operation to Si 
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MOSFETs, but has an entirely different working mechanism. Being a lateral device, the e-
GaN FET has no parasitic pn-junction that causes reverse conduction. When the drain 
voltage drops by one threshold voltage, which can happen due to the presence of the 
inductor at the drain node, the gate will be positively biased with respect to the drain region 
injecting electrons below the gate. This creates a conducting channel that facilitates the 
reverse conduction, or the body diode conduction. As there are no minority carriers 
involved, there is no reverse recovery loss. As in Si MOSFETs, this drop has to be 
minimized to achieve minimum loss. 
Numerous architectures have been introduced for driving e-GaN FETs. The very 
basic configuration utilizes a divided capacitor type of structure in which the capacitor 
charges during the on-time period of the switch, and uses this voltage as a negative voltage 
to quickly turn of the e-GaN FET. Active discharge type [21] clamps this negative voltage 
to 0V by the addition of a PFET and a few passives, thus reducing the reverse conduction 
loss. Inverted type [22] is an improvement over the active discharge type with further 
reduction in the reverse conduction loss and fewer passives. Capacitor-less gate drive [23] 
is derived from the active discharge type by introducing a MOSFET as a capacitor. This 
method is seen to have significant lower loss than other gate drives, and the absence of 
capacitors makes it the apt choice for integration. However, these architectures do not 
satisfy the voltage requirement for the e-GaN device, and with the exception of the 
capacitor type, none of these gate drives can be integrated on a chip. The diode 
characteristic at the gate of the device is mitigated by limiting the current drawn at the gate 
by introducing a large resistance in series with the gate at the instance of device turn-on 
and, afterwards shorted out from the driver circuitry during turn-off. Figure 19 (taken from 
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[23]) compares the power loss compared among the architectures discussed in the literature 
[23]. 
 
Figure 19: Comparison of Gate Drive Architectures [23] 
Commercially available drivers for e-GaN FETs utilize advanced packaging 
techniques that exhibit very low inductance and enable low parasitic PCB inductance, but 
these commercial solutions are designed for larger devices and lower frequencies. The 
driver itself adds a significant capacitance overhead to the e-GaN FET that affects the 
converter’s high frequency performance. Additionally, the large capacitance across the on-
chip bootstrap diode adds losses. Moreover, the gate driver requires a linear regulator 
outside the driver IC to supply a constant 5V to the IC. 
The gate leakage current is the main factor contributing to the increased gate drive 
losses. This is due to the diode-like characteristic exhibited by the gate-source of the e-
GaN, as shown in Figure 18. All the current architectures concentrate on reducing the 
leakage current by using current limiting resistors. Instead, proposed architecture operate 
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the gate drive around 5V to effectively reduce the gate leakage. This is achieved by using 
an on-chip auxiliary regulator to keep the gate driver voltage regulated at 5V. Figure 20 
shows the block diagram of the proposed architecture. The auxiliary regulator generates 
5V from VPV, and this 5V is used to power all the blocks shown in Figure 20. The MPPT 
control output (duty-cycle control) from the MPPT block is compared with a sawtooth 
waveform to generate PWM pulses of varying duty-cycle. The signal is sent to a dead time 
control unit that generates complementary PWM signals with a dead-time inserted, which 
can be adjusted from outside the IC. The high side signal is level shifted to switch between 
36V and 41V, which is sent to the final delay compensated gate drive. The low side has a 
circuit similar to level shifter to compensate for the delay in the high side. Each block in 
the diagram is explained in detail in the following sub-sections. 
 
Figure 20: Block Diagram of the Proposed Gate Driver 
4.1. Auxiliary Regulator 
The proposed driver requires a regulated voltage to supply the 5V required to drive 
the e-GaN FETs with a regulated 5V. Both switching converters and linear regulators were 
explored as solutions to create the auxiliary regulator. A buck converter with type II 
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controller was designed, and gives a good response for DC loads, but when the load is 
switched at frequencies well above the switching frequency of the buck converter itself, 
the loop cannot supply the current and the regulated output voltage droops. Also, for the 
buck converter to work in continuous conduction mode (CCM) mode of operation, the 
converter requires a dc load current of at least half the current ripple. This makes it difficult 
to design a stable buck converter for the dynamic load requirements of the gate driver. 
A linear regulator satisfies the requirements for this case, but the loop bandwidth 
must be sufficient to avoid droop in the output voltage, while supplying the gate driver. 
The gate driver consumes significant current due to transient spikes during charging and 
discharging the capacitance associated with the gate driver and the gate capacitance for the 
e-GaN device. Current spikes can be as large as 1 to 5A for a timespan of ~1 to 2 ns. Both 
the NMOS and PMOS pass transistor type regulators were compared for implementation. 
The high current requirement makes it difficult to design the PMOS type regulator without 
a significant droop at the output. An NMOS type regulator has the following advantages 
over the PMOS type 1) better PSRR, 2) higher bandwidth, 3) better stability, and 4) ease 
of compensation. The lower output impedance of the NMOS regulator (source follower 
configuration, load connects to the source) creates the dominant pole at a higher frequency 
compared to the PMOS regulator (common-source configuration, load connects to drain). 
But the disadvantages include larger dropout compared to PMOS, which can go as low as 
VDSsat, where VDSsat is the minimum drain-to-source voltage required to keep the pass 
transistor in saturation. For the proposed topology, the output voltage of the regulator is 
5V, while the input voltage is 12V, hence a large voltage of approximately 7V drops across 
the pass transistor. Since the average current supplied by the regulator is significantly low 
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compared to the transient current, this dropout doesn’t significantly affect the efficiency. 
Another disadvantage of the NMOS type regulator is that the voltage (Vg) at the gate of 
pass transistor is higher than the output voltage and can even increase to values above the 
supply voltage. So, a charge pump may be required to boost the error amplifier output 
voltage above the power supply. In this work, a charge pump is not required since the 
supply voltage is around 7V above the output voltage, and the Vth of the HV FET is around 
2.5V. Figure 21 shows the implementation diagram of the NMOS pass transistor type linear 
regulator. The output is sampled using a potential divider and fed back to the inverting 
terminal of the operational amplifier (op-amp). The fed back signal is compared with a 
fixed reference of 2.5V (supplied externally to the IC), to generated an error signal to 
regulate the output voltage. 
VPV = 12V
VPV R
R
VREF = 2.5V
COUT
VOUT = 5V
 
Figure 21: NMOS Type Linear Regulator as the Auxiliary Supply 
A large capacitance of 4.7µF is connected to the output of the regulator, which acts 
as a local battery to the load. Sudden changes in load (high frequency content) are supplied 
by the capacitor. The auxiliary regulator also supplies the MPPT circuitry. The regulator 
uses a folded cascode OTA with a PMOS buffer as the error amplifier. All the circuits were 
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built in 20V HV CMOS devices. As there are no bias generators before this auxiliary 
supply, there is a self-biased beta multiplier designed to supply current to the regulator. 
Figure 21 shows the output voltage droop with respect to changes in load current spikes of 
1A. The output voltage ripple is 4mVPP. 
 
Figure 22: Transient Response of the Auxiliary Regulator to Current Spikes 
4.2. Sawtooth Waveform Generator 
The driver consists of a sawtooth waveform generator, which has a constant current 
charging a capacitor, and discharges it abruptly when an upper voltage limit is reached. 
The sawtooth generator is designed for four frequency modes, selectable using two pins. 
The control signal from the MPPT circuitry is compared with the saw-tooth generator 
output using a fast comparator to generate the PWM control signal. Figure 23 shows the 
implemented sawtooth waveform generator architecture. 
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Figure 23: Sawtooth Waveform Generator 
A tunable delay circuitry converts the PWM control signal from the comparator to 
complimentary PWM signals with four selectable dead-time delays for 1MHz, 5MHz, 10 
MHz and 20MHz operation. The dead-times are optimized to minimize the switching 
losses. 
4.3.  Level Shifter 
The high-side signal has to be level shifted to drive the high side e-GaN HEMT 
with respect to the switching node. The voltages associated with the switching node and 
high side drive are too high for the 5V devices associated with the chosen process, hence 
20V isolated well, mid-gate oxide devices were used to build the level shifter [24]. Figure 
22 shows the level shifter with M1, M2, M3 and M4 HV isolated extended drain transistors 
M5, M6, M7 and M8 and the gates are low voltage isolated transistors. The level shifter 
below draws no static supply current and doesn’t require HV capacitors. All devices are 
placed in N-wells. NMOS transistors are placed in P-wells inside N-wells. Dashed boxes 
indicate separate N-wells. The separate N-wells allow the devices to be operated at higher 
voltages with respect to the common p-substrate without damaging the devices. Moreover, 
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the NMOS devices will have separate local body connection that allows the shorting of 
source to body, hence avoiding the body effect losses. This also reduces noise coupling 
between all the devices as they are not connected to the same substrate directly as in normal 
CMOS process. But these wells add significant parasitics that can hinder performance at 
high frequencies, if not designed with care. 
A typical low-voltage level shifter consists of two pulldown transistors connected 
to a cross-coupled PMOS latch. For the high voltage version, M1 and M2 are HV devices 
directly used as pull downs instead of a cascoded structure. M3 and M4 are also HV 
transistors that protect the floating LV circuitry formed by M7 and M8. M5 and M6 are 
added to prevent the sources of the HV PMOS transistors being pulled more than a diode 
drop below V_Lx, which is the switching node. Hence, they actively pull down the source 
voltages of the HV PMOS transistors to the V_Lx node. Therefore, the transistors M5/M6 
and M7/M8 pairs form two latching inverters with the HV PMOS devices M3 and M4. 
 
Figure 24: High Voltage Level Shifter 
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At higher frequencies the delay of the level shifter is significant enough to create a delay 
between the high side and low side paths. So a delay match circuit with similar topology 
is introduced in the low side path as shown in Figure 21. 
4.4. Final Driver Stage 
The e-GaN device has an input capacitance (CISS) of 45pF. The gate driver circuit 
charges and discharges this capacitance to switch the e-GaN device on and off. In order to 
switch the device with high slew rate, the transient current requirement will be high. There 
will be significant power loss due to the shoot through current in the final driving stage that 
needs to be taken care. The cross connected NOR-NAND structure shown in Figure 25 
introduces a delay between the gate signals going to the PMOS and NMOS of the final 
inverter driving the e-GaN device(s). Hence either of the devices turn-on only after the 
other one turns off, hence avoiding shoot through losses. 
 
Figure 25: Delay Compensated Gate Drive 
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An optimum delay of 320ps is introduced to ensure minimum losses from shoot-through 
current. The Figure 24 shows the simulated delay introduced in the path of the high side 
PMOS and low side NMOS of the final stage.  
 
Figure 26: Delay Compensated Circuit Simulation 
The on-state resistances of the NMOS and PMOS drives were designed for 
minimum loss and also to prevent the Miller turn ON. A carefully designed bootstrap 
circuit with clamp ensures that the voltage across the floating capacitor remains below 5V. 
The presence of parasitic inductances at the switching nodes can create negative voltages, 
causing the bootstrap capacitor to charge beyond the designed 5V. The presence of a 
separate gate return ensures that the loop inductance is outside of the gate driver loop, 
hence avoiding any unnecessary ringing in the gate drive pulses. 
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5. RIPPLE CORRELATION CONTROL 
Every PV system is faced with the problem of operating the system under maximum 
power point. Under varying temperature and irradiance, the maximum power point of the 
panel varies as shown in Figure 4 and Figure 5. The problem considered by various MPPT 
techniques is to find the voltage VMPP or current IMPP at which a PV array should operate 
to obtain the maximum power output PMPP under a given temperature and irradiance. Under 
shading conditions, there are cases that can produce multiple local maxima, but there 
remains only one maximum power point. There are a plethora of proposed algorithms to 
find the MPP, but the most popular ones are the hill climbing, perturb and observe (P&O), 
and the Incremental Conductance. Hill climbing technique [48-50] uses a perturbation in 
duty ratio of the power converter, and observe the movement of the power. If there is an 
increase in power, the subsequent perturbations should be kept the same, and if there is a 
decrease in power, the perturbations should be reversed. P&O technique [51-53] uses 
perturbations on voltage to reach the MPP. Hill climbing and P&O methods are different 
ways to envision the same fundamental method. Incremental conductance method [54, 55] 
utilizes the property of the PV power curve that the slope of the curve is zero at the MPP, 
positive at the left of MPP, and negative at the right of MPP. There has been various other 
techniques derived from these three techniques, but they use an external perturbation to see 
whether the output power moves towards or away from the Maximum Power Point. 
Ripple Correlation Control (RCC) is a fast analog MPPT technique that relies on 
the converter’s voltage and current ripple to track the MPP. Switching converters 
inherently contain current and voltage ripple, due to their switching behavior. RCC 
correlates the time derivative of power to the time derivative of voltage (current), hence 
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driving the power gradient to zero. As RCC uses the ripple, which has the same frequency 
as the switching frequency, the RCC convergence is at a rate that is only limited by the 
switching frequency, thus making it faster than other MPPT techniques.  
 
Figure 27: P-V Derivatives on a P-V Characteristics 
Moreover, its simple implementation made possible by using analog circuits makes 
RCC an attractive technique for low power applications. Another advantage of the 
technique is that it does not require external perturbation as done in other techniques [16]. 
Figure 27 shows the PV derivatives at the left and right of the MPP. The goal of the 
algorithm is to force VPV to track VMPP, which is the voltage at the MPP, as quickly as 
possible irrespective of temperature, irradiance or other variations. The voltage across the 
PV, VPV is composed of average value VPV and ripple ṽpv. Similarly, the current out of PV, 
IPV is composed of average value IPV and ripple ipv ̃.  At a given irradiance and temperature, 
IPV is adjusted and the power flow, PPV = VPV.IPV varies. The power is composed of average 
value PPV and ripple p ̃pv. 
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Figure 28: RCC Algorithm 
From inspection of Figure 27, when the VPV is below MPP, a voltage ripple imposed along 
the curve leads to an in-phase power ripple; this implies that the time derivative of VPV and 
the time derivative of PPV is positive. When the VPV is above MPP, both the voltage and 
power ripple are out of phase and the product of dVPV/dt and dPPV/dt is negative. 
0,PV PV PV MPP
dP dV
V V
dt dt
   
0,PV PV PV MPP
dP dV
V V
dt dt
   
This forms the basis of RCC law. If the input current IPV decreases when the product is 
greater than zero and increases otherwise, then VPV should approach VMPP. This is done by 
integrating the product as: PV PV
dP dV
d K dt
dt dt
    
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Where d is the duty cycle of the PWM that drives the switch and K is a constant positive 
gain. The inductor current increases and decreases as the duty cycle d, so adjusting d should 
provide the correct movement of the power, PPV toward the MPP. 
 There are several papers in literatures that resemble RCC. [44], and use the polarity 
of time derivatives of power and duty ratio. However, they require external perturbation of 
the duty ratio to generate a disturbance in power. [45] and [46] use a hysteresis version of 
RCC. A low frequency dithering signal is used as perturbation in [47]. The RCC technique 
used in this work is the fastest technique currently available, and will be particularly 
suitable for fast changing environments. Also RCC is parameter insensitive and the 
application is independent of solar array/panel configuration. The challenge is the 
implementation of RCC at 20MHz frequency, at which the ripple voltage becomes 
significantly small. Also all the circuits has to maintain high bandwidth in order to process 
the ripple signal. 
5.1.  Block Level Simulation 
The RCC algorithm shown in Figure 28, was initially implemented using 
Matlab/Simulink as shown in Figure 29. The simulink diagram shows the RCC algorithm 
implemented using ideal components to verify that the algorithm accurately and quickly 
tracks the MPP. 
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Figure 29: Matlab Implementation of RCC Algorithm 
5.2.  Circuit Implementation 
The heart of the algorithm is a multiplier, which finds the product of the current 
and voltage from the sub-panel, while providing a bandwidth high enough so not to filter 
out the ripple in the input signal. Both the DC and AC part of the input current and voltage 
are required to achieve the convergence. This is proved mathematically by Midya [56]. 
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Figure 30: Block Diagram of the Ripple Correlation Control 
The output of the multiplier, Ppv, and the sub-panel voltage, Vpv, are differentiated 
with single ended differentiators having cutoff frequencies of 100MHz. The output of the 
differentiators are square waves of very small amplitude because of the very low amplitude 
of the input signal and the attenuation of the multiplier. These signals are scaled up using 
cascaded amplifiers with high bandwidth and eventually buffered using inverters to get 
square waves with sharp edges, whose phase information are converted into duty cycles. 
The voltage branch is faster due to the absence of the multiplier. The multiplier adds 
significant delay to the power branch. To compensate for the delay of the multiplier, 
additional delay is added in the voltage branch with tunability.  
  52 
 The square wave signals from both the voltage branch and power branch are XOR-
ed to achieve the product of the expression
𝑑𝑃𝑝𝑣
𝑑𝑡
∗
𝑑𝑉𝑝𝑣
𝑑𝑡
. Depending on the sign of this 
product, the duty cycle is adjusted. If the product is negative, the duty cycle is increased, 
and if the product is positive, the duty cycle is decreased. This is achieved by adding an 
integrator after the XOR gate. The time constant of the integrator can be adjusted to vary 
the speed of the MPP convergence. 
 
Figure 31: Multiplier Circuit Diagram 
The multiplier design is based upon the design presented in [30]. It is used to 
multiply the PV sub-panel sensed voltage signal and the output of the current sense op-
amp, which represents the PV instantaneous current, to get the power of the PV. The 
multiplier output can be calculate as: 
𝑉𝑜𝑢𝑡 =  
𝜇. 𝐶𝑜𝑥
8
∗ (
𝑊
𝐿
) ∗ 𝑉𝑃𝑉 ∗ 𝐼𝑃𝑉 
Where Vpv and Ipv are the input signals of the multiplier, and W/L is the aspect ratio of 
the transistors M1, M2, M3 and M4 in the Figure 31. 
 
 
  53 
6. RESULTS 
The designed power management IC was fabricated in the AMS HV 180nm process 
[40]. The physical layout of the full chip is shown in Figure 32. The total size of the full-
chip is 2000µm X 2000 µm (2 mmX2 mm).  
 
Figure 32: Snapshot of the Fabricated Die 
 A single PCB board was fabricated to include the boost converter, designed power 
management chip, and the current sense circuits. Figure 33 shows the switching converter 
with the e-GaN devices zoomed-in. The board has 4 layers to allow multiple planes to 
handle up to 60W of power. Significant care was taken to minimize parasitic inductances 
in the layout. The common source inductance and the power loop are physically made 
small by good layout techniques [55], hence reducing the effective inductances. The high 
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frequency power loop involving the e-GaN HEMTs and the output capacitor are laid out 
on the top layer in close proximity and the return path to this power is routed in the 2nd 
layer, hence achieving the smallest physical loop size. These techniques reduce parasitic 
loop inductances and also help in reducing EMI. 
 
Figure 33: Photo of the Designed PCB Board 
The sawtooth generator and the auxiliary supply were initially tested without 
enabling the boost converter. Once the desired functionality was ensured, the driver was 
tested and the power consumption at desired frequencies were measured. The gate driver 
loss is plotted and compared with other architectures in Figure 34. The presented gate drive 
circuitry has significantly lower losses than the state of the art gate drives for e-GaN. Also 
the gate drive facilitates operation at higher frequencies than the available commercial 
driver ICs, with minimum bootstrap losses, and inductive losses 
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Figure 34: Gate Driver Loss at Various Frequencies 
The boost converter was then tested for various frequencies to check the efficiency 
using a fixed DC power supply. The simulated results are plotted in Figure 35. The decrease 
in the efficiency at increased frequencies is due to the increase in switching losses. 
 
Figure 35: Boost Converter Efficiency at Various Frequencies 
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The system was examined under various irradiation levels to confirm the 
functionality of the developed MPP control algorithm. Figure 36 and Figure 37 shows the 
system simulation results under different irradiation levels, specifically 1000W/m2 (100% 
irradiance), 750W/m2 (75% irradiance) and 500W/m2 (50% irradiance). 
 
Figure 36: Input Power and Output Power under Different Irradiations Levels 
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Figure 37: MPPT Output Voltage and Output Current under Different Irradiation Levels 
Figure 38 shows the regulated 5V at the output of auxiliary regulator with negligible ripple 
even in the presence of switching loads. A voltage to current converter (V to I), is used to 
generated bias for all the internal circuitry from an external Vref voltage. Figure 38 shows 
that the V to I input node is closely tracking the 2.5V reference, ensuring the proper 
functioning of the bias circuitry. 
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 Figure 38: Auxiliary Regulator and V-to-I Node Voltage  
Figure 39 and 40 shows the measure gate drive signals at 1MHz and 20MHz respectively. 
 
 
Figure 39: Gate Drive Signals Measured at e-GaN Gate @ 1MHz 
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Figure 40: Low Side Gate Drive Signal Measured at e-GaN Gate @ 20MHz 
A summary of the achieved system performance is given in Table 4.  
Parameters Value 
Switching frequency 20 MHz 
Maximum sub-panel input power 65 W 
Converter output power 59.86 W 
Maximum converter efficiency 92.5 % 
MPPT tracking time 600 µs 
MPPT tracking efficiency 98% 
 
Table 4: System Performance Parameters 
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7. CONCLUSION AND RECOMMENDATIONS 
The design of a high efficiency, 20MHz, small form-factor, hybrid GaN-CMOS 
DC-DC Maximum Power Point Tracker (MPPT) for a 12V/5A sub-panel is presented. This 
work pushes the limit of hard switching converters to higher frequencies with efficient gate 
drives. A completely analog implementation of RCC MPPT with very high dynamic 
performance is presented in this work. The RCC and custom gate driver were fabricated in 
an HV AMS 180nm process. The dynamic performance of the implemented RCC MPPT, 
power efficiency of the 20MHz boost converter, and the power efficiency of the gate driver 
illustrate an integrated system with highest-reported efficiency at 20MHz switching 
speeds. In conclusion, an integrated silicon solution of size 2mm x 2mm was developed for 
efficiently driving an e-GaN power stage.  
This research is the first step to efficient integration of medium power converters 
for solar applications. The future recommendations are given below. 
7.1. Recommendations 
 Higher levels of integration for both the e-GaN FETs and the silicon CMOS 
gate drivers (for driving more than 2 devices).  
 Higher frequencies with newer generations of e-GaN FETs. Gate drive 
controllers implemented using standard CMOS processes, rather than high-
voltage CMOS. 
 
 
  61 
REFERENCES 
[1] Bob Stembridge, Thomson Reuters, “7 reasons the world will be sustainable”. 
[2] M. Shahidehpour and F. Schwarts, "Don't let the sun go down on PV, "in IEEE 
Power and Energy magazine, vol. 2, 2004.  
 
[3] M. A. Green, "PhotoVoltaic: coming of age," Photovoltaic Specialists Conference, 
1990. 
 
[4] AN1521 Practical Guide to Implementing Solar Panel MPPT Algorithms, 
Microchip. 
 
[5] Comparison of the performance of maximum power point tracking schemes applied 
to single-stage grid-connected photovoltaic systems, S. Jain and V. Agarwal. 
 
[6] Performance of Mismatched PV Systems with Sub module Integrated Converters, 
Carlos Olalla, Member, IEEE, Chris Deline, Member, IEEE, and Dragan Maksimovic, 
Senior Member, IEEE. 
 
[7] K. H. Hussein, I. Muta, T. Hoshino, and M. Osakada, "Maximum photovoltaic 
power tracking: an algorithm for rapidly changing atmospheric conditions," Generation, 
Transmition, and Distribution, 1995. 
 
[8] DC-DC Converter for High Granularity, Sub-String MPPT in Photovoltaic 
Applications Using a Virtual-Parallel Connection 
 
[9] A. Lidow, J. Strydom, M. Rooij, and Y. Ma, “GaN Transistors for Efficient Power 
Conversion,” Power Conversion Publications, El Segundo, 2012 
 
[10] David Reusch, David Gilham, Yipeng Su and Fred C. Lee, "Gallium nitride based 3D 
integrated nonisolated point of load module," APEC 2012. Feb. 2012. pp.38-45. 
 
[11] David Reusch, "High Frequency, High Power Density Integrated Point of Load and 
Bus Converters", PhD Dissertation, Virginia Tech 2012 
 
[12] Aggas, Jeffrey M.; Jenkins, Luke L.; Wilson, Christopher G.; Moses, Justin D.; Abell, 
Will E.; Rhea, Benjamin K.; Dean, Robert N., “A Cross Batch Characterization of GaN 
HEMT Devices for Power Electronics Applications,” Workshop on Wide Bandgap Power 
Devices and Applications (WiPDA), 2013 IEEE, 27-29 Oct. 2013 
 
[13] Wilson, Christopher G.; Jenkins, Luke L.; Dean, Robert N., “Hard Switching Speed 
Improvements in GaN-based Synchronous Buck Converters,” Workshop on Wide 
Bandgap Power Devices and Applications (WiPDA), 2013 IEEE, 27-29 Oct. 2013 
  62 
[14] David J. Perreault, Jingying Hu, Juan M. Rivas, Yehui Han, Olivia Leitermann, Robert 
C.N. Pilawa-Podgurski, Anthony Sagneri, Charles R. Sullivan, “Opportunities and 
Challenges in Very High Frequency Power Conversion”, Applied Power Electronics 
Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE 
 
[15] Luke L. Jenkins, Christopher G. Wilson, Justin D. Moses, Jeffrey M. Aggas, Benjamin 
K. Rhea, and Robert N. Dean “Optimization of a 96% Efficient 12-1 V Gallium Nitride 
Based Point of Load Converter”, Applied Power Electronics Conference and Exposition 
(APEC), 2014 Twenty-Ninth Annual IEEE 
 
[16] D. L. Logue and P. T. Krein, "Optimization of power electronic systems using ripple 
correlation control: a dynamic programming approach," in 32nd Annual IEEE Power 
Electronics Specialists Conference, 2001, pp. 459-464. 
 
[17] Laszlo Balogh “Design And Application Guide For High Speed MOSFET Gate Drive 
Circuits” 
 
[18] Application note “Characteristic of second generation of eGaN FETs”, copyright 2011 
available at www.epc-co.com www.epc.com 
 
[19] M. Pavier, A. Woodworth, A. Sawle, R. Monteiro, C. Blake, and J. Chiu, 
“Understanding the effect of power MOSFET package parasitic on VRM circuit efficiency 
at frequencies above 1 MHz,” in Proc. PCIM Eur., May 2003, pp. 279–284 
 
[20] eGaN FET drivers and Layout considerations WHITE PAPER: WP008 
 
[21] Hirokatsu Umegami, Yu Nozaki, Masayoshi Yamamoto, Osamu Machida, “A Novel 
High Efficiency Gate Drive Circuit for Normally Off Type GaN-FET”, Record of IEEE 
Energy Conversion Congress Expo (ECCE), pp. 2954-2960, 2012. 
 
[22] Fumiya Hattori, Masayoshi Yamamoto, ”Proposal and Analysis of Gate Drive Circuit 
Suitable for GaN-FET”, Record of IEEE Industrial Electronics Society, pp.686-690, 2012. 
 
[23] Drive Loss Analysis and Comparison of Capacitor-Less Gate Drive Circuit for Gan 
FETs with Capacitor Type Gate Drive Circuits 
 
[24] Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 µm HV-CMOS 
Technology, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 2, 
FEBRUARY 2011 
 
[25] Comparison of Photovoltaic Array Maximum Power Point Tracking Techniques, 
Trishan Esram, Student Member, IEEE, and Patrick L. Chapman, Senior Member, IEEE 
 
[26] V. Arcidiacono, S. Corsi, and L. Lambri, “Maximum power point tracker for 
photovoltaic power plants,” in Proc. IEEE Photovoltaic Spec. Conf., 1982, pp. 507–512. 
  63 
[27] Y. H. Lim and D. C. Hamill, “Simple maximum power point tracker for photovoltaic 
arrays,” Electron. Letter vol. 36, pp. 997–999, May 2000. 
 
[28] “Synthesis, simulation and experimental verification of a maximum power point 
tracker from nonlinear dynamics,” in Proc. 32nd Annu. IEEE Power Electron. Spec. Conf., 
2001, pp. 199–204. 
 
[29] L. Stamenic, M. Greig, E. Smiley, and R. Stojanovic, “Maximum power point tracking 
for building integrated photovoltaic ventilation systems,” in Proc. IEEE Photovoltaic Spec. 
Conf., 2000, pp. 1517–1520. 
 
[30] P. Prommee, M. S. Akonok, K. Poorahong, “CMOS Wide Range Four Quadrant 
Analog Multiplier Circuit” In: Proc. Of ISPACS IEEE 2005. 
 
[31] Marian K. Kazhimierczuk, Jacek Jozwik, “Resonant dc/dc Converter with Class-E 
Inverter and Class-E Rectifier”, IEEE Transactions on Industrial Electronics, vol. 36, no. 
4, November 1989 
 
[32] M. K. Kazimierczuk and K. Puczko, “Exact analysis of class-E tuned power amplifier 
at any Q and switch duty cycle,” IEEE Trans. Circuits Syst., vol. CAS-34, pp. 149-159, 
Feb. 1987. 
 
[33] R. Redl, B. Molnar, and N. 0. Sokal, “Class-E resonant dc/dc power converters: 
Analysis of operation and experimental results at 1.5 MHz,” IEEE Trans. Power 
Electronics, vol. PE-I, p..p . 111-120, Apr. 1986. 
 
[34] “Small signal dynamic analysis of regulated class-E dc/dc converters,” IEEE Trans. 
Power Electron., vol. PE-I, pp. 121-128, Apr. 1986. 
 
[35] M. K. Kazimierczuk and X. T. Bui, “A family of class-E resonant dc/dc converters,” 
in Proc. 16th Int. Power Electronics Conf. (PC1’88) (Dearborn, MI), Oct. 3-6, 1988, pp. 
63-93. 
 
[36] “Class E dc/dc converters with an inductive impedance inverter,” IEEE Trans Power 
Electron., vol. 4, pp. 124-35, Jan. 1989. 
 
[37] “Class E dc/dc converters with a capacitive impedance inverter,” IEEE Trans. Ind. 
Electron., vol. 36, no. 3, pp. 425-433, Aug. 1989. 
 
[38] Robert W. Erickson, Dragan Maksimovic, “Fundamentals of Power Electronics”. 
 
[39] R. Jacob Baker, “CMOS Circuit Design, Layout, and Simulation, 3rd Edition”. 
 
[40] Alan Hastings, “The Art of Analog Layout (2nd Edition)”. 
  64 
[41] Alex Lidow PhD, “Gallium Nitride (GaN) Technology Overview”, WHITE PAPER: 
WP001, EPC corporation. 
[42] Edgar Marti-Arbona, Integrated Distributed Power Management System for 
Photovoltaic, ProQuest Dissertations Publishing, 2014. 3632495. 
 
 [43] GaN Systems, “Why Gallium Nitride?”, gansystems.com/why_gallium_nitride_new 
 
[44] V. Arcidiacono, S. Corsi, and L. Lambri, “Maximum power point tracker for 
photovoltaic power plants,” in Proc. IEEE Photovoltaic Spec. Conf., 1982, pp. 507–512. 
 
[45] Y. H. Lim and D. C. Hamill, “Simple maximum power point tracker for photovoltaic 
arrays,” Electron. Lett., vol. 36, pp. 997–999, May 2000. 
 
[46] , “Synthesis, simulation and experimental verification of a maximum power point 
tracker from nonlinear dynamics,” in Proc. 32nd Annu. IEEE Power Electron. Spec. Conf., 
2001, pp. 199–204. 
 
[47] L. Stamenic, M. Greig, E. Smiley, and R. Stojanovic, “Maximum power point tracking 
for building integrated photovoltaic ventilation systems,” in Proc. IEEE Photovoltaic Spec. 
Conf., 2000, pp. 1517–1520. 
 
[48] W. J. A. Teulings, J. C. Marpinard, A. Capel, and D. O’Sullivan, “A new maximum 
power point tracking system,” in Proc. 24th Annu. IEEE Power Electron. Spec. Conf., 
1993, pp. 833–838. 
 
[49] Y. Kim, H. Jo, and D. Kim, “A new peak power tracker for cost-effective photovoltaic 
power system,” in Proc. 31st Intersociety Energy Convers. Eng. Conf., 1996, pp. 1673–
1678. 
 
[50] W. Xiao and W. G. Dunford, “A modified adaptive hill climbing MPPT method for 
photovoltaic power systems,” in Proc. 35th Annu. IEEE Power Electron. Spec. Conf., 
2004, pp. 1957–1963. 
 
[51] T. Tafticht and K. Agbossou, “Development of a MPPT method for photovoltaic 
systems,” in Canadian Conf. Elect. Comput. Eng., 2004, pp. 1123–1126. 
 
[52] N. Femia, G. Petrone, G. Spagnuolo, and M. Vitelli, “Optimization of perturb and 
observe maximum power point tracking method,” IEEE Trans. Power Electron., vol. 20, 
no. 4, pp. 963–973, Jul. 2005. 
 
[53] Y.-T. Hsiao and C.-H. Chen, “Maximum power tracking for photovoltaic power 
system,” in Conf. Record 37th IAS Annu. Meeting Ind. Appl. Conf., 2002, pp. 1035–1040. 
 
  65 
[54] Trishan Esram, Jonathan W. Kimball, Philip T. Krein, Patrick L. Chapman, Pallab 
Midya, “Dynamic Maximum Power Point Tracking of Photovoltaic Arrays Using Ripple 
Correlation Control” 
 
[55] Shu Ji, David Reusch, and Fred C. Lee, “Fellow, IEEE “High-Frequency High Power 
Density 3-D Integrated Gallium-Nitride-Based Point of Load Module Design”, IEEE 
TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 9, SEPTEMBER 2013 
 
[56] Pallab Midya, Philip T. Krein, Robert J. Turnbull, Robert Reppa, Jonathan Kimball, 
“Dynamic Maximum Power Point Tracker for Photovoltaic Applications”, 0-7803-3500-
7/96/$5.00 0 1996 IEEE
